Altera Avalon Verification IP Suite Manuel d'utilisateur Page 77

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 224
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 76
set_enable_a_beginbursttransfer_exist()
set_enable_a_beginbursttransfer_exist()Prototype:
Verilog HDL: Boolean
VHDL: N.A.
Arguments:
voidReturns:
Enables an assertion that ensures beginbursttransfer is asserted during
a transfer. It is disabled when beginbursttransfer is not used.
Description:
Verilog HDLLanguage support:
set_enable_a_beginbursttransfer_legal()
set_enable_a_beginbursttransfer_legal()Prototype:
Verilog HDL: Boolean
VHDL: N.A.
Arguments:
voidReturns:
Enables an assertion that ensures beginbursttransfer is asserted with a
read or write signal. It is disabled when beginbursttransfer is not used.
Description:
Verilog HDLLanguage support:
set_enable_a_beginbursttransfer_single_cycle()
set_enable_a_beginbursttransfer_single_cycle()Prototype:
Verilog HDL: Boolean
VHDL: N.A.
Arguments:
voidReturns:
Enables an assertion that ensures beginbursttransfer is asserted for a
single cycle regardless of the behavior of the waitrequest signal. It is disabled
when beginbursttransfer is not used.
Description:
Verilog HDLLanguage support:
Altera Corporation
Avalon-MM Monitor
Send Feedback
7-5
set_enable_a_beginbursttransfer_exist()
Vue de la page 76
1 2 ... 72 73 74 75 76 77 78 79 80 81 82 ... 223 224

Commentaires sur ces manuels

Pas de commentaire