Altera Avalon Verification IP Suite Manuel d'utilisateur Page 42

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 224
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 41
set_command_burst_size()
void set_command_burst_size (bit[AV_BURSTCOUNT_W-1:0] burst_size)Prototype:
Verilog HDL: burst_size
VHDL: burst_size, bfm_id, req_if(bfm_id)
Arguments:
voidReturns:
Sets the transaction burst count in the command descriptor to determine the
number of words driven on the write burst command. The value might be different
from the value specified in set_command_burst_count to generate illegal traffic
for testing. Generates a warning if the value is different.
Description:
Verilog HDL, VHDLLanguage support:
set_command_data()
void set_command_data(bit[AV_DATA_W-1:0] data, int index)Prototype:
Verilog HDL: data, index
VHDL: data, index,bfm_id, req_if(bfm_id)
Arguments:
voidReturns:
Sets the transaction write data in the command descriptor. For burst transactions,
the command descriptor holds an array of data, with each element individually
set by this method.
Description:
Verilog HDL, VHDLLanguage support:
set_command_debugaccess()
void set_command_debugaccessPrototype:
Verilog HDL: bit state
VHDL: bit state, bfm_id, req_if(bfm_id)
Arguments:
voidReturns:
Controls the assertion or deassertion of the debugaccess interface signal. The
debugaccess control is on transaction boundaries.
Description:
Verilog HDL, VHDLLanguage support:
Avalon-MM Master BFM
Altera Corporation
Send Feedback
set_command_burst_size()
5-20
Vue de la page 41
1 2 ... 37 38 39 40 41 42 43 44 45 46 47 ... 223 224

Commentaires sur ces manuels

Pas de commentaire