
Altera Corporation 9–3
January 2005 Stratix GX Transceiver User Guide
Reset Control & Power Down
In 16-bit or 20-bit mode, asserting rxdigitalreset causes the
recovered clock or the slow clock to reset. The slow clock is divided down
by the deserialization factor from rx_clkout. Altera recommends
synchronizing rxdigitalreset to the FPGA or the logic array clock.
Link initialization must be performed after any reset condition. You must
determine when the data is valid after reset (for example, by using the
rx_syncstatus signal in XAUI mode).
Table 9–1. Reset Signal Map to Stratix GX Blocks
Transmitter Phase Compensation FIFO Module/ Byte Serializer
Transmitter 8B/10B Encoder
Transmitter Serializer
Transmitter Analog Circuits
Transmitter PLL
Transmitter XAUI State Machine
Transmitter Analog Circuits
BIST Generators
Receiver Deserializer
Receiver Word Aligner
Receiver Deskew FIFO Module
Receiver Rate Matcher
Receiver 8B/10B Decoder
Receiver Phase Compensation FIFO Module/ Byte Deserializer
Receiver PLL / CRU
Receiver XAUI State Machine
BIST Verifiers
Receiver Analog Circuits
rxdigitalreset
vvvvv vv
rxanalogreset
vvv
txdigitalreset
vv v v
pll_areset
vvvvvvvvvvvvvvvvvv
pllenable
vvvvvvvvvvvvvvvvvv
Commentaires sur ces manuels