Altera Stratix GX Transceiver Manuel d'utilisateur Page 145

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 318
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 144
Altera Corporation 5–33
January 2005 Stratix GX Transceiver User Guide
XAUI Mode
For example, if a refclkb pin is required to feed a transmitter PLL using
an IQ line, the refclkb pin cannot be in transceiver block 1, because IQ2
only feeds the receiver PLLs.
Figure 5–27. IQ Line Connections for EP1SGX40G
PLD
Global
Clocks
IQ0 IQ1 IQ2
16
Transceiver Block 2
TX PLL
IQ0
IQ1
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
IQ2
/2
Transceiver Block 3
TX PLL
IQ0
IQ1
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
IQ2
/2
TX PLL
IQ0
IQ1
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
IQ2
Transceiver Block 0
/2
Transceiver Block 1
TX PLL
IQ0
IQ1
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
IQ2
/2
TX PLL
IQ0
IQ1
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
IQ2
Transceiver Block 4
/2
4
4
4
4
4
refclkb
refclkb
refclkb
refclkb
refclkb
4
Receiver
PLLs
4
Receiver
PLLs
4
Receiver
PLLs
4
Receiver
PLLs
4
Receiver
PLLs
Vue de la page 144
1 2 ... 140 141 142 143 144 145 146 147 148 149 150 ... 317 318

Commentaires sur ces manuels

Pas de commentaire