Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Manuel d'utilisateur Page 115

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 783
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 114
SystemVerilog AXI3 and AXI4 Slave BFMs
execute_write_data_ready()
Mentor VIP AE AXI3/4 User Guide, V10.2b
97
September 2013
execute_write_data_ready()
This AXI4 task executes a write data ready by placing the ready argument value onto the
WREADY signal. It will block for one ACLK period.
AXI3 BFM
Note
The execute_write_data_ready() task is not available in the AXI3 BFM. Use the
get_write_data_phase() task along with the transaction record data_ready_delay field.
AXI4 Example
// Assert and deassert the WREADY signal
forever begin
bfm.execute_write_data_ready(1'b0);
bfm.wait_on(AXI4_CLOCK_POSEDGE);
bfm.wait_on(AXI4_CLOCK_POSEDGE);
bfm.execute_write_data_ready(1'b1);
bfm.wait_on(AXI4_CLOCK_POSEDGE);
end
Prototype
task automatic execute_write_data_ready
(
bit ready
);
Arguments ready
The value to be placed onto the WREADY signal
Returns
None
Vue de la page 114
1 2 ... 110 111 112 113 114 115 116 117 118 119 120 ... 782 783

Commentaires sur ces manuels

Pas de commentaire