Altera Stratix III Development Board Manuel d'utilisateur Page 33

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 82
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 32
Chapter 2: Board Components 2–25
Clocking Circuitry
May 2013 Altera Corporation Stratix III 3SL150 Development Board
Reference Manual
Table 218 lists PGM Config Select rotary switch component reference and
manufacturing information.
Clocking Circuitry
This section describes the Stratix III FPGA clocking inputs and outputs. The clocking
block comprises the following items:
High-speed clock oscillators:
50-MHz, FPGA PLL input
125-MHz FPGA PLL input
125-MHz MAX II CPLD input
24-MHz MAX II CPLD input
Reference clocks:
6-MHz USB PHY reference clock (FTDI device)
24-MHz USB PHY reference clock (Cypress device)
25-MHz Ethernet PHY reference clock
SMA connectors for clocking input and output signals
Table 2–18. PGM Config Select Rotary Switch Component Reference and Manufacturing Information
Board Reference Description Manufacturer
Manufacturing
Part Number
Manufacturer
Website
SW3 Rotary switch Grayhill Corporation 94HCB16WT www.grayhill.com
Vue de la page 32
1 2 ... 28 29 30 31 32 33 34 35 36 37 38 ... 81 82

Commentaires sur ces manuels

Pas de commentaire