Altera CPRI IP Core Manuel d'utilisateur Page 149
- Page / 220
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
December 2013 Altera Corporation CPRI MegaCore Function
User Guide
8. CPRI IP Core Demonstration Testbench
The Altera CPRI IP core includes a demonstration testbench. Depending on your
CPRI IP core variation, the testbench exercises the data interfaces of the IP core or
demonstrates autorate negotiation. In some cases your CPRI IP core may include both
types of testbench.
This chapter describes the testbench that exercises the data interfaces of the IP core.
For information about the testbench that demonstrates autorate negotiation, refer to
Appendix C, CPRI Autorate Negotiation Testbench.
The non-autorate negotiation testbench exercises the interfaces you configure in your
CPRI IP core. It provides an example of how to use the Avalon-MM and Avalon-ST
interfaces to generate and process CPRI transactions using the MII, MAP, and AUX
interfaces. The testbench demonstrates HDLC communication in CPRI IP cores that
instantiate an HDLC block.
1 The testbench is available only if you turn on Generate Example Design when
prompted during generation of the CPRI IP core. Refer to “Specifying Parameters” on
page 2–2.
Testbenches are available only for certain CPRI IP core variations. However, the
Quartus II software provides the identical Generate Example Design prompt in all
cases.
The non-autorate negotiation testbench exercises only certain synchronization and
mapping modes. Therefore, certain CPRI IP core instances do not simulate
successfully with the generated testbench. To ensure your CPRI variation has a
testbench you can simulate, set the following values in the CPRI parameter editor:
■ Operation mode must have the value of Master.
■ If the IP core variation has a MAP interface, Mapping mode must have the value
of All or Basic.
■ If the IP core variation has a MAP interface, Enable MAP interface
synchronization with core clock must be turned off.
Table 8–1 lists the interface configurations the testbench exercises.
Table 8–1. Testbench Supported Interface Configurations
Interface Supported Mode
CPU Single-cycle read and write transactions.
MAP
Basic, FIFO mode only.
SYNC_MAP == 0 (a prerequisite for FIFO mode).
Sampling rate of 3.84 Mbps.
16-bit mode on MAP interface.
Twenty-four or fewer channels.
AUX
Supports AUX data masking (to allow simultaneous communication
on the AUX, CPU, MAP and MI interfaces).
- User Guide 1
- CPRI MegaCore Function 1
- Contents 3
- Chapter 5. Testing Features 4
- ContentsContents v 5
- General Description 8
- CPRI IP Core Features 10
- Device Family Support 11
- MegaCore Verification 12
- Release Information 14
- Installation and Licensing 15
- OpenCore Plus Evaluation 16
- 2. Getting Started 17
- Specifying Parameters 18
- Simulation Files 19
- Simulating the Design 20
- Supporting the Transceivers 21
- Specifying Constraints 21
- 3. Parameter Settings 25
- Operation Mode Parameter 26
- Line Rate Parameter 26
- Enable Autorate Negotiation 27
- Rx Elastic Buffer Depth 27
- Include MAC Block 28
- Include HDLC Block 29
- Mapping Mode 29
- Application Layer Parameters 30
- Words” on page 4–42 32
- 4. Functional Description 33
- Architecture Overview 34
- CPRI IP Core Clocks 35
- Clocking Structure 36
- Notes to Table 4–2: 42
- Reset Requirements 43
- MegaCore 44
- Function 44
- MAP Interface Mapping Modes 45
- Basic AxC Mapping Mode 46
- MAP Interface 47
- Note to Table 4–5: 49
- Note to Table 4–6: 49
- Advanced AxC Mapping Modes 50
- MAP Receiver Interface 50
- Notes to Table 4–7: 51
- MAP Receiver in FIFO Mode 52
- MAP Transmitter Interface 56
- Notes to Table 4–10: 57
- MAP Transmitter in FIFO Mode 58
- Auxiliary Interface 62
- AUX Receiver Module 63
- Avalon-ST 32-bit interface 64
- AUX Transmitter Module 66
- Note to Figure 4–19: 67
- MII Transmitter 70
- MII Receiver 71
- CPU Interface 73
- Control Word Order 78
- Transmitting Ethernet Traffic 80
- Receiving Ethernet Traffic 81
- Accessing the HDLC Channel 82
- Note to Table 4–15: 83
- Features 84
- Physical Layer Architecture 84
- Receiver 85
- High-Speed Transceiver 86
- Rx Elastic Buffer 86
- Descrambling 87
- Frame Synchronization 87
- Alarm Indications 88
- Reset Control Word 89
- Transmitter 90
- Scrambling 91
- Tx Elastic Buffer 91
- External Loopback 93
- CPRI IP Core 93
- Internal Reverse Loopback 94
- Physical Layer Loopback Mode 94
- (1) (2) (3) 96
- MAP Receiver Signals 99
- 6–2 Chapter 6: Signals 100
- MAP Interface Signals 100
- MAP Transmitter Signals 101
- 6–4 Chapter 6: Signals 102
- Auxiliary Interface Signals 103
- AUX Receiver Signals 104
- AUX Transmitter Signals 105
- 6–8 Chapter 6: Signals 106
- Extended Rx Status Signals 107
- CPRI MII Receiver Signals 108
- CPRI MII Transmitter Signals 108
- CPU Interface Signals 109
- CPRI Data Signals 110
- Layer 1 Error Signal 111
- Autorate Negotiation Signals 111
- 6–14 Chapter 6: Signals 112
- Physical Layer Signals 112
- Transceiver Signals 113
- 6–16 Chapter 6: Signals 114
- Note to Table 6–14: 115
- 6–18 Chapter 6: Signals 116
- 7. Software Interface 117
- Note to Table 7–5: 119
- CPRI_HW_RESET 123
- register, refer to “Reset 123
- Requirements” on page 4–11 123
- Note to Table 7–13: 124
- Note to Table 7–16: 125
- Note to Table 7–17: 126
- Note to Table 7–20: 126
- Notes to Table 7–21: 127
- Notes to Table 7–28: 130
- Notes to Table 7–29: 130
- Note to Table 7–32: 133
- Note to Table 7–33: 133
- Note to Table 7–34: 133
- Note to Table 7–35: 134
- Note to Table 7–36: 134
- Notes to Table 7–37: 135
- Notes to Table 7–38: 135
- Notes to Table 7–39: 136
- Notes to Table 7–40: 136
- Note to Table 7–45: 137
- Ethernet Registers 138
- HDLC Registers 143
- Note to Figure 8–1: 150
- Test Sequence 151
- Running the Testbench 153
- A. Initialization Sequence 155
- Negotiation 157
- Notes for Figure B–1: 158
- Running Autorate Negotiation 159
- Notes to Table C–3: 167
- D. Advanced AxC Mapping Modes 173
- Fifteen-Bit Width Mode 175
- Sixteen-Bit Width Mode 176
- Note to Figure D–2: 177
- Delay Requirements 179
- RE SlaveREC Master 180
- Rx Path Delay 181
- Most CPRI IP Core Variations 181
- Single-Hop Delay Measurement 182
- Notes to Table E–1: 183
- Notes to Table E–2: 184
- Notes to Table E–3: 186
- Arria V GT 9.8 Gbps 188
- Notes to Table E–4: 189
- Tx Path Delay 190
- Note to Table E–6: 192
- T_txv_TX 194
- in Figure E–1 on page E–2 194
- Round-Trip Delay 196
- Round-Trip Cable Delay 196
- Families 202
- Round-Trip Delay Calculation 205
- Multi-Hop Delay Measurement 206
- Additional Information 213
- Document Revision History 214
- How to Contact Altera 218
- Typographic Conventions 218
Produits connexes et manuels pour Instruments de mesure Altera CPRI IP Core
(38 pages)© 2020, manymanuals.fr. Tous droits réservés | 0.024 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels