Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Manuel d'utilisateur Page 93
- Page / 413
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
SystemVerilog Monitor BFM
Monitor BFM Configuration
Mentor Verification IP AE AXI4-Lite User Guide, V10.3
93
April 2014
A monitor BFM has configuration fields that you can set via the set_config() function to
configure variables such as timeout factors and setup and hold times. You can also get the value
of a configuration field via the get_config() function. Table 5-2 describes the full list of
configuration fields.
AXI4_RDATA_WIDTH Read data signal width in bits. This applies to the
RDATA signals. Refer to the AMBA AXI Protocol
Specification for more details. Default: 64.
AXI4_WDATA_WIDTH Write data signal width in bits. This applies to the
WDATA signals. Refer to the AMBA AXI Protocol
Specification for more details. Default: 64.
index Ignored for the SystemVerilog monitor BFM.
READ_ACCEPTANCE_
CAPABILITY
The maximum number of outstanding read transactions
that can be accepted by the monitor BFM. This parameter
is set with the Qsys Parameter Editor. See “Running the
Qsys Tool” on page 356. for details.
Default: 16.
WRITE_ACCEPTANCE_
CAPABILITY
The maximum number of outstanding write transactions
that can be accepted by the monitor BFM. This parameter
is set with the Qsys Parameter Editor. See “Running the
Qsys Tool” on page 356. for details.
Default: 16.
COMBINED_ACCEPTANCE_
CAPABILITY
The maximum number of outstanding combined read and
write transactions that can be accepted by the monitor
BFM. This parameter is set with the Qsys Parameter
Editor. See “Running the Qsys Tool” on page 356. for
details.
Default: 16.
Table 5-2. AXI Monitor BFM Configuration
Configuration Field Description
Timing Variables
AXI4_CONFIG_SETUP_TIME The setup time prior to the active edge
of ACLK, in units of simulator time-
steps for all signals.
1
Default: 0.
AXI4_CONFIG_HOLD_TIME The hold time after the active edge of
ACLK, in units of simulator time-
steps for all signals.
1
Default: 0.
AXI4_CONFIG_MAX_TRANSACTION_
TIME_FACTOR
The maximum timeout duration for a
read/write transaction in clock cycles.
Default: 100000.
Table 5-1. AXI Monitor BFM Signal Width Parameters (cont.)
- AMBA AXI4-Lite 1
- User Guide 1
- Table of Contents 10
- List of Examples 12
- List of Figures 14
- List of Tables 15
- About This User Guide 17
- Protocol Restrictions 17
- Supported Simulators 18
- Simulator GCC Requirements 18
- Chapter 1 21
- Mentor VIP Altera Edition 21
- What Is a Transaction? 22
- AXI4-Lite Transactions 22
- Chapter 2 27
- SystemVerilog API Overview 27
- Chapter 3 39
- SystemVerilog Master BFM 39
- SystemVerilog Master API 43
- Returns 44
- Example 58
- Chapter 4 63
- SystemVerilog Slave BFM 63
- SystemVerilog Slave API 68
- Arguments config_name 69
- Chapter 5 91
- SystemVerilog Monitor API 96
- Prototype 100
- Arguments 100
- April 2014 102
- SystemVerilog Monitor BFM 105
- Helper Functions 111
- SystemVerilog Tutorials 115
- Chapter 6 115
- BFM Master Test Program 116
- Verifying a Slave DUT 117
- Verifying a Master DUT 123
- Basic Slave API Definition 124
- *_valid_delay = 4 127
- *_ready_delay = 2 127
- Advanced Slave API Definition 129
- Initial Block 131
- Chapter 7 137
- VHDL API Overview 137
- Test Program VHDL 138
- Configuration 139
- Creating Transactions 139
- Transaction Definition 140
- Executing Transactions 144
- Waiting Events 145
- Access Transaction Record 146
- Operation Mode 147
- Channel Handshake Delay 147
- Handshake Delay 148
- Transaction Done 149
- Chapter 8 151
- VHDL Master BFM 151
- Master BFM Protocol Support 152
- Master Timing and Events 152
- Master BFM Configuration 152
- Master Assertions 155
- VHDL Master API 156
- Chapter 9 213
- VHDL Slave BFM 213
- Slave BFM Configuration 214
- Slave Assertions 216
- VHDL Slave API 217
- Operational 223
- Transaction 223
- Chapter 10 279
- VHDL Monitor BFM 279
- Monitor BFM Configuration 280
- Monitor Assertions 282
- VHDL Monitor API 283
- Chapter 11 335
- VHDL Tutorials 335
- BFM Slave Test Program 341
- Chapter 12 353
- Running the Qsys Tool 356
- Running a Simulation 359
- ModelSim Simulation 360
- Editing the modelsim.ini File 363
- Questa Simulation 364
- Cadence IES Simulation 364
- Synopsys VCS Simulation 366
- Appendix A 369
- AXI4-Lite Assertions 384
- Appendix B 385
- SystemVerilog Test Programs 385
- Appendix C 397
- VHDL Test Programs 397
- End-User License Agreement 409
Produits connexes et manuels pour Instruments de mesure Altera Mentor Verification IP Altera Edition AMBA AXI4-Li
Instruments de mesure Altera Mentor Verification IP Altera Edition AMBA AXI4-St Manuel d'utilisateur
(231 pages)
(231 pages)
Instruments de mesure Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Manuel d'utilisateur
(783 pages)
(783 pages)
Instruments de mesure Altera PCI Development Kit, Cyclone II Edition Getting St Manuel d'utilisateur
(40 pages)
(40 pages)
Instruments de mesure Altera PCI Express Development Kit, Stratix II GX Edition Manuel d'utilisateur
(36 pages)
(36 pages)
© 2020, manymanuals.fr. Tous droits réservés | 0.066 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels