Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Manuel d'utilisateur Page 394

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 413
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 393
Mentor Verification IP AE AXI4-Lite User Guide, V10.3
394
SystemVerilog Test Programs
SystemVerilog AXI4-Lite Slave BFM Test Program
April 2014
forever
begin
wait(m_wr_addr_phase_ready_delay > 0);
tmp_ready_delay = m_wr_addr_phase_ready_delay;
tmp_mode = slave_ready_delay_mode;
if (tmp_mode == AXI4_VALID2READY)
begin
fork
bfm.execute_write_addr_ready(1'b0);
join_none
bfm.get_write_addr_cycle;
repeat(tmp_ready_delay - 1) bfm.wait_on(AXI4_CLOCK_POSEDGE);
bfm.execute_write_addr_ready(1'b1);
seen_valid_ready = 1'b1;
end
else // AXI4_TRANS2READY
begin
if (seen_valid_ready == 1'b0)
begin
do
bfm.wait_on(AXI4_CLOCK_POSEDGE);
while (!((bfm.AWVALID === 1'b1) && (bfm.AWREADY === 1'b1)));
end
fork
bfm.execute_write_addr_ready(1'b0);
join_none
repeat(tmp_ready_delay) bfm.wait_on(AXI4_CLOCK_POSEDGE);
fork
bfm.execute_write_addr_ready(1'b1);
join_none
seen_valid_ready = 1'b0;
end
end
endtask
// Task : handle_read_addr_ready
// This method assert/de-assert the read address channel ready signal.
// Assertion and de-assertion is done based on following variable's
value:
// m_rd_addr_phase_ready_delay
// slave_ready_delay_mode
task automatic handle_read_addr_ready;
bit seen_valid_ready;
int tmp_ready_delay;
axi4_slave_ready_delay_mode_e tmp_mode;
forever
begin
wait(m_rd_addr_phase_ready_delay > 0);
tmp_ready_delay = m_rd_addr_phase_ready_delay;
tmp_mode = slave_ready_delay_mode;
Vue de la page 393
1 2 ... 389 390 391 392 393 394 395 396 397 398 399 ... 412 413

Commentaires sur ces manuels

Pas de commentaire