Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Manuel d'utilisateur Page 313

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 413
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 312
VHDL Monitor BFM
get_write_response_ready_delay()
Mentor Verification IP AE AXI4-Lite User Guide, V10.3
313
April 2014
get_write_response_ready_delay()
This nonblocking procedure gets the write_response_ready_delay field for a transaction that is
uniquely identified by the transaction_id field previously created by the
create_monitor_transaction() procedure.
Example
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write response channel BREADY delay of the tr_id transaction.
get_write_response_ready_delay(write_resp_ready_delay, tr_id, bfm_index,
axi4_tr_if_0(bfm_index));
Prototype
get_write_response_ready_delay
(
write_response_ready_delay: out integer;
transaction_id : in integer;
bfm_id : in integer;
path_id : in axi4_path_t; --optional
signal tr_if : inout axi4_vhd_if_struct_t
);
Arguments
write_response_ready_delay Write data channel BREADY delay measured in ACLK
cycles for this transaction.
transaction_id Transaction identifier. Refer to “Overloaded Procedure
Common Arguments” on page 151 for more details.
bfm_id BFM identifier. Refer toOverloaded Procedure
Common Arguments” on page 151 for more details.
path_id (Optional) Parallel process path identifier:
AXI4_PATH_0
AXI4_PATH_1
AXI4_PATH_2
AXI4_PATH_3
AXI4_PATH_4
Refer to “Overloaded Procedure Common Arguments
on page 151 for more details.
tr_if Transaction signal interface. Refer to “Overloaded
Procedure Common Arguments” on page 151 for more
details.
Returns
write_response_ready_delay
Vue de la page 312
1 2 ... 308 309 310 311 312 313 314 315 316 317 318 ... 412 413

Commentaires sur ces manuels

Pas de commentaire