Altera 40-Gbps Ethernet MAC and PHY MegaCore Function Manuel d'utilisateur Page 159
- Page / 199
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
Address Name- Description Access
0x22B CNTR_TX_ST_HI Number of transmitted frame starts, excluding pause frames
(upper 32 bits)
RO
0x22C CNTR_TX_DB_LO Number of transmitted data blocks (number of full symbols
(2 or 5 words, depending on the variation) that pass from
the MAC to the PHY that contain at least some data)(lower
32 bits)
RO
0x22D CNTR_TX_DB_HI Number of transmitted data blocks (number of full symbols
(2 or 5 words, depending on the variation) that pass from
the MAC to the PHY that contain at least some data) (upper
32 bits)
RO
Table 3-49: Receive Side Statistics Registers
Address Name- Description Access
0x280 CNTR_RX_64B_LO Number of 64-byte received frames (lower 32 bits),
including the CRC field but excluding the preamble and SFD
bytes
RO
0x281 CNTR_RX_64B_HI Number of 64-byte received frames (upper 32 bits),
including the CRC field but excluding the preamble and SFD
bytes
RO
0x282 CNTR_RX_
65to127B_LO
Number of received frames between 65–127 bytes (lower 32
bits)
RO
0x283 CNTR_RX_
65to127B_HI
Number of received frames between 65–127 bytes (upper 32
bits)
RO
0x284 CNTR_RX_
128to255B_LO
Number of received frames between 128 –255 bytes (lower
32 bits)
RO
0x285 CNTR_RX_
128to255B_HI
Number of received frames between 128 –255 bytes (upper
32 bits)
RO
0x286 CNTR_RX_
256to511B_LO
Number of received frames between 256 –511 bytes (lower
32 bits)
RO
0x287 CNTR_RX_
256to511B_HI
Number of received frames between 256 –511 bytes (upper
32 bits)
RO
0x288 CNTR_RX_
512to1023B_LO
Number of received frames between 512–1023 bytes (lower
32 bits)
RO
0x289 CNTR_RX_
512to1023B_HI
Number of received frames between 512 –1023 bytes (upper
32 bits)
RO
3-112
Statistics Registers
UG-01088
2014.12.15
Altera Corporation
Functional Description
Send Feedback
- MegaCore Function User Guide 1
- Contents 2
- PHY MegaCore Function 4
- 40- or 100-GbE MAC 5
- Device Family Support 7
- IP Core Verification 9
- Simulation Environment 10
- Hardware Testing 10
- Module ALMs Logic Registers 11
- Release Information 21
- Item Description 22
- Getting Started 23
- OpenCore Plus IP Evaluation 24
- IP Core Parameters 25
- Parameter Type Range Default 28
- Parameter Description 28
- Simulating the IP Core 32
- Pin Assignments 33
- 40-100GbE IP Core Testbenches 36
- Testbenches with Adapters 37
- File Names Description 38
- Testbenches without Adapters 40
- Initializing the IP Core 46
- High Level System Overview 49
- 40-100GbE IP Core TX Datapath 50
- Address Insertion 51
- Length/Type Field Processing 52
- Frame Padding 52
- Client Interface 53
- Data Bus Width (Bits) 53
- 40GbE IP Core 100GbE IP Core 53
- 40-100GbE IP Core RX Datapath 67
- RX CRC Forwarding 69
- Address Checking 71
- Inter‑Packet Gap 71
- Pause Ignore 71
- Name Direction Description 73
- 100GbE CAUI–4 PHY 79
- Pause Transmission Logic 82
- Statistics Counters Interface 86
- Name Signal 87
- Direction 87
- Description 87
- Control Data Description 89
- Lane to Lane Deskew Interface 90
- MII Control 91
- MII Data 91
- PCS BER Monitor 92
- Control and Status Interface 98
- Signal Name Description 100
- UG-01088 101
- 2014.12.15 101
- Related Information 102
- Send Feedback 103
- Altera Corporation 103
- Functional Description 103
- Software Interface: Registers 123
- Register Description 124
- 40-100GbE IP Core Registers 126
- Address Name Applicable 128
- Device(s) 128
- Bit Description HW Reset 128
- Bits Description HW Reset 130
- Lock Status Registers 131
- Bit Error Flag Registers 133
- PCS Hardware Error Register 134
- BER Monitor Register 134
- Test Mode Register 135
- Test Pattern Counter Register 135
- MAC and PHY Reset Registers 136
- PCS‑VLANE Registers 138
- PRBS Registers 139
- 40GBASE-KR4 Registers 139
- Pause Registers 149
- MAC Hardware Error Register 151
- CRC Configuration Register 152
- MAC Address Registers 154
- Statistics Registers 155
- PMD Registers 163
- MDIO Registers 164
- Ethernet Glossary 166
- Term Definition 167
- Subscribe 169
- Core v12.0 Release 173
- 10GBASE-KR Registers 174
- Bit R/W Name Description 175
- Additional Information 190
- Date ACDS 191
- at offset 0x127), described 193
- How to Contact Altera 198
- Typographic Conventions 198
- Visual Cue Meaning 199
Produits connexes et manuels pour Instruments de mesure Altera 40-Gbps Ethernet MAC and PHY MegaCore Function
(39 pages)© 2020, manymanuals.fr. Tous droits réservés | 0.040 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels