Altera Triple Speed Ethernet MegaCore Function Manuel d'utilisateur Page 98

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 223
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 97
Supplementary Address (Dword Offset 0xC0 0xC7)
A software reset has no impact on these registers. MAC supplementary addresses are not available in 10/100
and 1000 Small MAC variations.
Table 6-6: Supplementary Address Registers
HW ResetDescriptionR/WNameDword
Offset
0
You can specify up to four 6-byte supplementary addresses:
smac_0_0/1
smac_1_0/1
smac_2_0/1
smac_3_0/1
Map the supplementary addresses to the respective registers
in the same manner as the primary MAC address. Refer to
the description of mac_0 and mac_1.
The MAC function uses the supplementary addresses for
the following operations:
to filter unicast frames when the promiscuous mode is
disabled (refer to Command_Config Register (Dword
Offset 0x02) on page 6-7 for the description of the
PROMIS_EN bit).
to replace the source address in transmit frames received
from the user application when address insertion is
enabled (refer to Command_Config Register (Dword
Offset 0x02) on page 6-7 for the description of the
TX_ADDR_INS and TX_ADDR_SEL bits).
If you do not require the use of supplementary addresses,
configure them to the primary address.
RW
smac_0_00xC0
smac_0_10xC1
smac_1_00xC2
smac_1_10xC3
smac_2_00xC4
smac_2_10xC5
smac_3_00xC6
smac_3_10xC7
Altera Corporation
Configuration Register Space
Send Feedback
6-15
Supplementary Address (Dword Offset 0xC0 0xC7)
UG-01008
2014.06.30
Vue de la page 97
1 2 ... 93 94 95 96 97 98 99 100 101 102 103 ... 222 223

Commentaires sur ces manuels

Pas de commentaire