Altera V-Series Avalon-MM DMA Manuel d'utilisateur Page 58

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 142
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 57
Figure 4-12: Cyclone V GX/GT/ST/ST Devices with 9 or 12 Transceiver Channels and 2 PCIe Cores
In the following figure, the Hard IP for PCI Express uses channel 1 and channel 2 of GXB_L0 and channel
1 and channel 1 of GXB_L2.
GXB_L0
PCIe
Hard IP
Ch 2
Ch 1
Ch 0
Ch 2
Ch 1
Ch 0
5CGXC9
GXB_L1
PCIe
Hard IP
Devices Available
Number of Channels Per Bank
Transceiver Bank Names
Ch 2
Ch 1
Ch 0
Ch 2
Ch 1
Ch 0
GXB_L2
GXB_L3
Figure 4-13: Cyclone V GX/GT/ST/ST Devices with 6 Transceiver Channels and 2 PCIe Cores
GXB_L0
PCIe
Hard IP
Ch 5
Ch 4
Ch 3
Ch 2
Ch 1
Ch 0
5CGXC4
5CGXC5
PCIe
Hard IP
Devices Available
Number of Channels Per Bank
Transceiver Bank Names
GXB_L1
For more comprehensive information about Cyclone V transceivers, refer to the Transceiver Banks
section in the Transceiver Architecture in Cyclone V Devices.
Related Information
Transceiver Architecture in Cyclone V Devices
UG-01154
2014.12.18
Physical Layout of Hard IP in Cyclone V Devices
4-27
Interfaces and Signal Descriptions
Altera Corporation
Send Feedback
Vue de la page 57
1 2 ... 53 54 55 56 57 58 59 60 61 62 63 ... 141 142

Commentaires sur ces manuels

Pas de commentaire