Altera V-Series Avalon-MM DMA Manuel d'utilisateur Page 117

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 142
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 116
PIPE
The PIPE interface implements the Intel-designed PIPE interface specification. You can use this parallel
interface to speed simulation; however, you cannot use the PIPE interface in actual hardware.
The Gen1, Gen2, and Gen3 simulation models support PIPE and serial simulation.
For Gen3, the Altera BFM bypasses Gen3 Phase 2 and Phase 3 Equalization. However, Gen3 variants
can perform Phase 2 and Phase 3 equalization if instructed by a third-party BFM.
Related Information
PIPE Interface Signals on page 4-33
Data Link Layer
The Data Link Layer is located between the Transaction Layer and the Physical Layer. It maintains packet
integrity and communicates (by DLL packet transmission) at the PCI Express link level (as opposed to
component communication by TLP transmission in the interconnect fabric).
The DLL implements the following functions:
Link management through the reception and transmission of DLL packets (DLLP), which are used for
the following functions:
Power management of DLLP reception and transmission
To transmit and receive ACK/NACK packets
Data integrity through generation and checking of CRCs for TLPs and DLLPs
TLP retransmission in case of NAK DLLP reception using the retry buffer
Management of the retry buffer
Link retraining requests in case of error through the Link Training and Status State Machine
(LTSSM) of the Physical Layer
8-4
PIPE
UG-01154
2014.12.18
Altera Corporation
IP Core Architecture
Send Feedback
Vue de la page 116
1 2 ... 112 113 114 115 116 117 118 119 120 121 122 ... 141 142

Commentaires sur ces manuels

Pas de commentaire