Altera V-Series Avalon-MM DMA Manuel d'utilisateur Page 131

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 142
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 130
Figure A-3: Memory Read Request, 64-Bit Addressing
Memory Read Request, 64-Bit Addressing
3+2+1+0+
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Byte 0 0 0 0 0 0 0 0 0 0
TC
0 0 0 0
TD EP
Att
r
0 0
Length
Byte 4
EB tsriFEB tsaLgaTDI retseuqeR
Byte 8
Address[63:32]
Byte 12
Address[31:2]
0 0
Figure A-4: Memory Read Request, Locked 64-Bit Addressing
Memory Read Request, Locked 64-Bit Addressing
3+2+1+0+
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Byte 0 0 0 1 0 0 0 0 1 0
TC
0 0 0 0
T EP
Att
r
0 0
Length
Byte 4
EB tsriFEB tsaLgaTDI retseuqeR
Byte 8
Address[63:32]
Byte 12
Address[31:2]
0 0
Figure A-5: Configuration Read Request Root Port (Type 1)
Configuration Read Request Root Port (Type 1)
3+2+1+0+
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Byte 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0
TD EP
0 0 0 0 0 0 0 0 0 0 0 0 0 1
Byte 4
gaTDI retseuqeR
0 0 0 0
First BE
Byte 8
Bus Number Device No Func
0 0 0 0
Ext Reg Register No
0 0
Byte 12 Reserved
A-2
Transaction Layer Packet (TLP) Header Formats
UG-01154
2014.12.18
Altera Corporation
Transaction Layer Packet (TLP) Header Formats
Send Feedback
Vue de la page 130
1 2 ... 126 127 128 129 130 131 132 133 134 135 136 ... 141 142

Commentaires sur ces manuels

Pas de commentaire