Altera V-Series Avalon-MM DMA Manuel d'utilisateur Page 113

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 142
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 112
Figure 7-1: Uncorrectable Error Status Register
The default value of all the bits of this register is 0. An error status bit that is set indicates that the error
condition it represents has been detected. Software may clear the error status by writing a 1 to the
appropriate bit.
Rsvd
Rsvd Rsvd
TLP Prefix Blocked Error Status
AtomicOp Egress Blocked Status
MC Blocked TLP Status
Uncorrectable Internal Error Status
ACS Violation Status
Unsupported Request Error Status
ECRC Error Status
Malformed TLP Status
Receiver Overflow Status
Unexpected Completion Status
Completer Abort Status
Completion Timeout Status
Flow Control Protocol Status
Poisoned TLP Status
Surprise Down Error Status
Data Link Protocol Error Status
Undefined
22 21 20 1926 25 24 23 18 17 16 15 14 13 12 11 6 5 4 3
1 0
31
Figure 7-2: Correctable Error Status Register
The default value of all the bits of this register is 0. An error status bit that is set indicates that the error
condition it represents has been detected. Software may clear the error status by writing a 1 to the
appropriate bit.
Rsvd
Rsvd Rsvd
Header Log Overflow Status
Corrected Internal Error Status
Advisory Non-Fatal Error Status
Replay Timer Timeout Status
REPLAY_NUM Rollover Status
Bad DLLP Status
Bad TLP Status
Receiver Error Status
16 15 14 13 12
11 9 8 7 6 5
1 0
31
UG-01154
2014.12.18
Uncorrectable and Correctable Error Status Bits
7-7
Error Handling
Altera Corporation
Send Feedback
Vue de la page 112
1 2 ... 108 109 110 111 112 113 114 115 116 117 118 ... 141 142

Commentaires sur ces manuels

Pas de commentaire