Altera Stratix V GX FPGA Development Board Manuel d'utilisateur Page 25

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 76
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 24
Chapter 2: Board Components 2–17
Configuration, Status, and Setup Elements
October 2014 Altera Corporation Stratix V GX FPGA Development Board
Reference Manual
Figure 2–4 shows the PFL configuration.
f For more information on the flash memory map storage, refer to the Stratix V GX
FPGA Development Kit User Guide.
FPGA Programming over External USB-Blaster
The JTAG programming header provides another method for configuring the FPGA
(U15) using an external USB-Blaster device with the Quartus II Programmer running
on a PC. The external USB-Blaster connects to the board through the JTAG header
(J10).
Figure 2–4. PFL Configuration
Vue de la page 24
1 2 ... 20 21 22 23 24 25 26 27 28 29 30 ... 75 76

Commentaires sur ces manuels

Pas de commentaire