Altera Nios II C2H Compiler Manuel d'utilisateur Page 108
- Page / 138
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
4–14 9.1 Altera Corporation
Nios II C2H Compiler User Guide November 2009
Performance
soon as the previous execution is complete. Not surprisingly, the critical
path statement is what limits the speed of the loop, and hence what
determines CPLI.
Figure 4–6. CRC Critical Path Scheduling by Assignment
Notice, also, that line 13 (lut_addr = (crc & 0xFF) ^ *data++)
appears to take more clock cycles than line 14 (crc = (crc >> 8) ^
table[lut_addr]). The C2H Compiler “stretches out” the calculation
of lut_addr so that it is available exactly when it is needed. The memory
access in line 14 is nonetheless the limiting operation.
Scheduling Information
There are two ways of presenting the loop scheduling information: per
assignment, and per state.
0
24681012141618200 22 24
Time
1
2
Loop
Iteration
13:lut_addr=((crc&0xFF)^
*data++;
State(0 6)
14:crc=((crc>>8)^
table[lut_addr];
State(6 11)
13:lut_addr=((crc&0xFF)^
*data++;
State(0 6)
14:crc=((crc>>8)^
table[lut_addr];
State(6 11)
13:lut_addr=((crc&0xFF)^
*data++;
State(0 6)
14:crc=((crc>>8)^
table[lut_addr];
State(6 11)
13:lut_addr=((crc&0xFF)^
*data++;
State(0 6)
- Nios II C2H Compiler 1
- User Guide 1
- UG-N2C2HCMPLR-1.6 2
- Contents 3
- Chapter 6. Pragma Reference 4
- 1. Introduction to the 7
- Target Audience 8
- Introduction 8
- Altera Corporation 9.1 1–5 11
- C2H Compiler 12
- Concepts 12
- Hardware and Software 13
- 1–8 9.1 Altera Corporation 14
- C2H Compiler Concepts 14
- System Architecture 15
- Appropriate for 19
- Hardware 19
- Acceleration 19
- Poor Acceleration Candidates 20
- Next Steps 22
- 2. Getting Started Tutorial 23
- Typical Design 24
- OpenCore Plus Evaluation 25
- Tutorial 26
- Altera Corporation 9.1 2–5 27
- Getting Started Tutorial 27
- Create the Software Project 28
- Altera Corporation 9.1 2–7 29
- 2–8 9.1 Altera Corporation 30
- Altera Corporation 9.1 2–9 31
- Rebuild the Project 32
- Remove the Accelerator 37
- 3. C-to-Hardware Mapping 41
- Reference 41
- Assignments 42
- >> 44
- << 44
- Iteration Statements 45
- Selection Statements 46
- Altera Corporation 9.1 3–7 47
- Conditional Operator ?: 48
- Altera Corporation 9.1 3–9 49
- Subfunction Calls 51
- Variable 53
- Declarations 53
- Scalar Variables 54
- Accesses 55
- Memory Accesses 58
- Volatile Type Qualifier 59
- Address Computation 61
- Data Computation 62
- Master-Slave Connections 63
- Array Subscript Operator 66
- Structure and Union Operators 68
- Scheduling 70
- Data Dependencies 71
- Pointer Aliasing 72
- int offset_b) 75
- my_ptr[offset_a] = a + 7; 75
- my_ptrb[offset_b] = b + 8; 75
- Read Operations with Latency 77
- Stalling 79
- Loop Pipelining 82
- Loop-Carried Dependencies 84
- Subfunction Pipelining 89
- Resource 91
- Resource Sharing 92
- 4. Understanding the C2H 95
- Configuration Meaning 96
- Altera Corporation 9.1 4–5 99
- 4–6 9.1 Altera Corporation 100
- Resources 100
- Altera Corporation 9.1 4–7 101
- Understanding the C2H View 101
- 4–8 9.1 Altera Corporation 102
- Altera Corporation 9.1 4–9 103
- Performance 104
- Loop Latency 105
- Scheduling Information 108
- Further Reading 113
- 5. Accelerating Code Using 115
- Tools Command Line 115
- Altera Corporation 9.1 5–3 117
- 5–4 9.1 Altera Corporation 118
- C2H Performance Metrics 118
- 6. Pragma Reference 119
- Reducing Arbitration Logic 120
- Flow Control 121
- Interrupt 122
- Unshare Pointer 123
- 6–6 9.1 Altera Corporation 124
- Unshare Pointer Pragma 124
- 7. ANSI C Compliance and 125
- Restrictions 125
- 7–2 9.1 Altera Corporation 126
- Language 126
- Expressions 127
- Functions 128
- Altera Corporation 9.1 7–5 129
- 7–6 9.1 Altera Corporation 130
- Altera Corporation 9.1 7–7 131
- Goto (Section 6.8.6.1) 132
- Other Restrictions 134
- Additional Information 135
- Revision History 136
- How to Contact 137
- Typographic 137
- Conventions 137
- Visual Cue Meaning 138
Produits connexes et manuels pour Instruments de mesure Altera Nios II C2H Compiler
Instruments de mesure Altera Phase-Locked Loop Reconfiguration IP Core Manuel d'utilisateur
(51 pages)
(51 pages)
Instruments de mesure Altera Serial Digital Interface (SDI) MegaCore Function Manuel d'utilisateur
(140 pages)
(140 pages)
Instruments de mesure Altera 100G Development Kit, Stratix V GX Edition Manuel d'utilisateur
(44 pages)
(44 pages)
Instruments de mesure Altera Stratix V Avalon-MM Interface for PCIe Solutions Manuel d'utilisateur
(184 pages)
(184 pages)
Instruments de mesure Altera 10-Gbps Ethernet MAC MegaCore Function Manuel d'utilisateur
(175 pages)
(175 pages)
Instruments de mesure Altera Triple Speed Ethernet MegaCore Function Manuel d'utilisateur
(223 pages)
(223 pages)
Instruments de mesure Altera 8B10B Encoder/Decoder MegaCore Function Manuel d'utilisateur
(32 pages)
(32 pages)
Instruments de mesure Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core Manuel d'utilisateur
(11 pages)
(11 pages)
© 2020, manymanuals.fr. Tous droits réservés | 0.041 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels