Altera UG-01080 Guide de l'utilisateur Page 374
- Page / 702
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
Example 12-5: Overriding Logical Channel 0 Channel Assignment Restrictions in Stratix V
Device for ×6 or ×N Bonding
If you are using ×6 or ×N bonding, transceiver dynamic reconfiguration requires that you assign
the starting channel number. Logical channel 0 should be assigned to either physical transceiver
channel 1 or channel 4 of a transceiver bank. However, if you have already created a PCB with a
different lane assignment for logical lane 0, you can use the workaound shown in the following
example to remove this restriction. The following example redefines the pma_bonding_master
parameter using the Quartus II Assignment Editor. In this example, the pma_bonding_master
was originally assigned to physical channel 1. (The original assignment could also have been to
physical channel 4.) The to parameter reassigns the pma_bonding_master to the Deterministic
Latency PHY instance name. You must substitute the instance name from your design for the
instance name shown in quotation marks
set_parameter -name pma_bonding_master "\"1\"" -to "<PHY IP instance name>"
Simulation Support
The Quartus II release provides simulation and compilation support for the Stratix V Native PHY IP
Core. Refer to Running a Simulation Testbench for a description of the directories and files that the
Quartus II software creates automatically when you generate your Stratix V Transceiver Native PHY IP
Core.
Slew Rate Settings
The following transceiver slew rate settings are allowed in Quartus II software. These settings are
applicable for Stratix V and Arria V GZ devices.
Protocol / Datarate Allowed Quartus II
Settings
IBIS-AMI Setting
PCI Express Gen3, Gen2, CEI 4 *_30ps
PCI Express Gen1, XAUI 3 *_50ps
Gigabit Ethernet 1 *_160ps
=<1 Gbps 1,2,3 *_160ps, *_90ps, *_50ps
1 Gbps - 3 Gbps 2,3 *_90ps, *_50ps
>3 Gbps - 6 Gbps 3,4 *_50ps, *_30ps
>6 Gbps 4,5 *_30ps, *_15ps
Assigning an invalid slew rate will result in an error message similar to the one below:
Error (15001): Assignment XCVR_TX_SLEW_RATE_CTRL of value "4" conflicts with the valid
parameter values for pm_tx_slew_rate_ctrl
12-76
Simulation Support
UG-01080
2015.01.19
Altera Corporation
Stratix V Transceiver Native PHY IP Core
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Altera Corporation 10
- Native Transceiver PHYs 12
- Transceiver PHY Modules 15
- Resetting the Transceiver PHY 16
- File Name Description 18
- Unsupported Features 20
- Getting Started Overview 21
- Design Flows 22
- Specifying Parameters 23
- Simulate the IP Core 24
- 10GBASE-R PHY IP Core 25
- Arria V GT 10GBASE-R 27
- Transceiver Protocol 28
- General Option Parameters 33
- 10GBASE-R PHY Interfaces 37
- 10GBASE-R PHY Data Interfaces 38
- Reset Control and Power Down 46
- Signal Name Directio 53
- 1588 Delay Requirements 54
- 10GBASE-R Parameters 63
- Reconfig 67
- 10BASE-KR PHY Interfaces 75
- Daisy-Chain Interface Signals 83
- Bit R/W Name Description 100
- PMA Registers 103
- PCS Registers 104
- Creating a 10GBASE-KR Design 105
- Editing a 10GBASE-KR MIF File 106
- Send Feedback 107
- Design Example 108
- SDC Timing Constraints 109
- Acronyms 109
- UG-01080 110
- Subscribe 110
- Related Information 111
- Item Description 111
- Device Family Support 112
- 1GbE Parameters 113
- Speed Detection Parameters 114
- PHY Analog Parameters 115
- 1G/10GbE PHY Interfaces 116
- 2015.01.19 117
- 1G/10GbE PHY Data Interfaces 118
- Serial Data Interface 121
- Register Interface Signals 123
- Addr Bit R/W Name Description 124
- 1G/10 GbE GMII PCS Registers 127
- Cntl & 131
- Editing a 1G/10GbE MIF File 132
- Creating a 1G/10GbE Design 133
- Simulation Support 139
- TimeQuest Timing Constraints 139
- WAN Wide Area Network 140
- XAUI PHY IP Core 141
- XAUI PHY Release Information 142
- Stratix V Devices 143
- Parameterizing the XAUI PHY 143
- XAUI PHY General Parameters 144
- Name Value Description 145
- XAUI PHY Analog Parameters 146
- Advanced Options Parameters 148
- XAUI PHY Configurations 149
- XAUI PHY Ports 150
- XAUI PHY Data Interfaces 151
- SDR XGMII TX Interface 152
- SDR XGMII RX Interface 153
- XAUI Hard IP Core 154
- Hard PCS 154
- Soft PCS 154
- Name Direction Description 157
- Interlaken PHY IP Core 168
- Parameter Value Description 170
- Interlaken PHY Interfaces 173
- Interlaken PHY PLL Interface 181
- Preset C 198
- PHY for PCIe (PIPE) Clocks 201
- Signal Name 202
- Direction Signal Name 202
- PHY IP Core for PCI Express 204
- Hard PCS and PMA 204
- Phase 2 (Optional) 210
- Phase 3 (Optional) 211
- Custom PHY IP Core 214
- Parameterizing the Custom PHY 216
- Word Alignment Parameters 220
- Rate Match FIFO Parameters 222
- Byte Order Parameters 224
- Analog Parameters 229
- Presets for Ethernet 229
- Interfaces 232
- Configuration Bus Used Bits 234
- Clock Interface 236
- Optional Status Interface 237
- Custom PHY PCS and PMA 241
- Custom PHY IP Core Registers 242
- Reset Controls –Manual Mode 243
- Custom PCS 245
- Dynamic Reconfiguration 246
- Low Latency PHY IP Core 248
- General Options Parameters 251
- Additional Options Parameters 254
- TX PLL (0–3) 258
- (Refer to 258
- Channel Interface 259
- Low Latency PHY Interfaces 260
- PMA and Light-Weight PCS 264
- Data Rate (Mbps) 270
- TX_tc lock_output 273
- PDI O >R X_ deser 273
- Serial Data Rate (Mbps) 277
- Single-Width Double-Width 277
- 8-Bit 16-Bit 16-Bit 32-Bit 277
- TX Data Word Description 285
- RX Data Word Description 286
- Deterministic PHY IP Core 291
- Parameter Presets 301
- Name Range Description 302
- Parameter Range Description 304
- PATTERN POLYNOMIAL 323
- PCS-PMA Width 323
- 8-Bit 10-Bit 16-Bit 20-Bit 323
- 10G PCS Pattern Generators 340
- Native PHY Common Interfaces 345
- Standard PCS Interface Ports 351
- Name Dir Synchronous to 353
- Description 353
- 10G PCS Interface 356
- 10G PCS Interface Ports 357
- ×6/×N Bonded Clocking 367
- Transceiver Bank 368
- Slew Rate Settings 374
- General Parameters 378
- PMA Parameters 379
- TX PMA Parameters 380
- TX PLL Parameters 381
- RX PMA Parameters 383
- Standard PCS Parameters 385
- Phase Compensation FIFO 387
- Rate Match FIFO 390
- Overview 484
- Cyclone Device Family Support 485
- Altera V-Series FPGA 520
- Utilization 522
- Embedded 529
- Controller 529
- Offset Cancellation 530
- Duty Cycle Calibration 530
- EyeQ Usage Example 536
- Turning on Triggered DFE Mode 540
- Channel Reconfiguration 550
- PLL Reconfiguration 550
- MIF Generation 554
- MIF Format 555
- Reduced MIF Creation 559
- Register-Based Read 560
- Direct Write Reconfiguration 561
- Reconfiguration 565
- Loopback Modes 575
- Transceiver 576
- Transceiver PHY Instance 579
- Transceiver PHY 579
- Reset Controller 579
- Transceiver PLL Parameters 592
- Transceiver PLL Signals 593
- XCVR_IO_PIN_TERMINATION 596
- XCVR_REFCLK_PIN_TERMINATION 597
- XCVR_TX_SLEW_RATE_CTRL 597
- XCVR_VCCR_ VCCT_VOLTAGE 598
- CDR_BANDWIDTH_PRESET 598
- PLL_BANDWIDTH_PRESET 599
- XCVR_RX_DC_GAIN 599
- XCVR_ANALOG_SETTINGS_PROTOCOL 599
- XCVR_RX_COMMON_MODE_VOLTAGE 600
- XCVR_RX_SD_ENABLE 601
- XCVR_RX_SD_OFF 601
- XCVR_RX_SD_ON 602
- XCVR_RX_SD_THRESHOLD 602
- XCVR_TX_COMMON_MODE_VOLTAGE 603
- XCVR_TX_PRE_EMP_1ST_POST_TAP 603
- XCVR_TX_RX_DET_ENABLE 603
- XCVR_TX_RX_DET_MODE 604
- XCVR_TX_VOD 604
- XCVR_TX_VOD_PRE_EMP_CTRL_SRC 604
- XCVR_RX_BYPASS_EQ_STAGES_234 606
- XCVR_VCCA_VOLTAGE 607
- XCVR_VCCR_VCCT_VOLTAGE 608
- XCVR_TX_PRE_EMP_PRE_TAP_USER 615
- XCVR_TX_PRE_EMP_2ND_POST_TAP 616
- XCVR_TX_PRE_EMP_INV_2ND_TAP 616
- XCVR_TX_PRE_EMP_INV_PRE_TAP 617
- XCVR_TX_PRE_EMP_PRE_TAP 617
- XCVR_TX_RX_DET_OUTPUT_SEL 618
- XCVR_GT_IO_PIN_TERMINATION 628
- XCVR_GT_RX_DC_GAIN 635
- XCVR_GT_RX_CTLE 636
- XCVR_GT_TX_PRE_EMP_ PRE_TAP 638
- XCVR_GT_TX_VOD_MAIN_TAP 638
- Transceivers 648
- 2013.12.20 650
- Stratix IV GX Devices 651
- Parameter Name 653
- Comments 653
- Custom PHY Width 659
- Chapter Document 661
- Changes Made 661
- Date Document 676
- How to Contact Altera 702
Produits connexes et manuels pour Logiciel Altera UG-01080
Logiciel Altera UG-01080 Guide de l'utilisateur
(120 pages)
(120 pages)
Logiciel Altera DE2-115 Guide de l'utilisateur
(107 pages)
(107 pages)
Logiciel Altera UG-01080 Guide de l'utilisateur
(484 pages)
(484 pages)
Panasonic TXD32LF72F manuali
Manuali dei proprietari e guide per l'utente per TV a cristalli liquidi Panasonic TXD32LF72F.
We fornisce 2 manuali pdf Panasonic TXD32LF72F per scaricare gratuitamente in base al tipo di documento: Istruzioni per gli Interventi
Panasonic TXD32LF72F Istruzioni per gli Interventi (44 pagine)
Marchio: Panasonic | Categoria: LCD TVs | Dimensione: 2.77 MB |
Indice
Panasonic TXD32LF72F Istruzioni per gli Interventi (44 pagine)
Marchio: Panasonic | Categoria: LCD TVs | Dimensione: 2.73 MB |
Indice
Più prodotti e manuali per TV a cristalli liquidi Panasonic
| Modelli | Tipo di Documento |
|---|---|
| TXL32C2EA |
Guida di Avvio Rapido
Panasonic TXL32C2EA Rychlý návod,
20 pagine
|
| TX47AS740E |
Istruzioni per gli Interventi
Panasonic TX42AS740E Operating Instructions,
243 pagine
|
| TXL32U3E |
Istruzioni per gli Interventi
Panasonic TXL32U3E Operating Instructions,
76 pagine
|
| TX14B4T |
Istruzioni per gli Interventi
Panasonic TX14B4T Operating Instructions,
4 pagine
|
| TXL19XM6E | Guida di Avvio Rapido Panasonic TXL19XM6E Snelstartgids, 20 pagine |
| TX50AX800T |
Istruzioni per gli Interventi
Panasonic TX50AX800T Operating Instructions,
248 pagine
|
| TX55DXW654 |
Istruzioni per gli Interventi
Panasonic TX40DXW604 Operating Instructions [nl] ,
328 pagine
|
| TX32LM70P |
Istruzioni per gli Interventi
Panasonic TX26LM70P Használati utasítások [es] [pl] [sk] ,
32 pagine
|
| TXL32C20E | Istruzioni per gli Interventi Panasonic TXL32C20E Betjeningsvejledning, 68 pagine |
| TXL32D28EP | Istruzioni per gli Interventi Panasonic TXL32D28EP Betjeningsvejledning [da] , 96 pagine |
| TX32ESN608 |
Istruzioni per gli Interventi
Panasonic TX24ESW504 Kasutusjuhend [bs] [hr] ,
293 pagine
|
| DMPBD35 |
Istruzioni per gli Interventi
Panasonic DMPBD35 Operating Instructions [ru] ,
84 pagine
|
| SCBTT100EG | Istruzioni per gli Interventi Panasonic SCBTT100EG Betjeningsvejledning, 52 pagine |
| TX26LX80P |
Istruzioni per gli Interventi
Panasonic TX26LX80P Operativní instrukce,
48 pagine
|
| TX55CR430E |
Istruzioni per gli Interventi
 
Panasonic TX55CR430E Operating Instructions,
119 pagine
|
| TX37LZD800F | Istruzioni per gli Interventi Panasonic TX37LZD800F Betjeningsvejledning [de] , 52 pagine |
| TXL32UX3E | Istruzioni per gli Interventi Panasonic TXL32UX3E Betjeningsvejledning, 76 pagine |
| TX65CRW734 |
Istruzioni per gli Interventi
Panasonic TX55CRW734 Operativní instrukce,
328 pagine
|
| TXR37LZ70 |
Istruzioni per gli Interventi
Panasonic TXR37LZ70 Operating Instructions [en] ,
44 pagine
|
| TXL37G10E |
Istruzioni per gli Interventi
Panasonic TXL32G10E Operativní instrukce [da] ,
20 pagine
|
© 2020, manymanuals.fr. Tous droits réservés | 0.051 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels