Altera Phase-Locked Loop Manuel d'utilisateur télécharger pdf (Page 18)

Date Version Changes

March 2013 1.2

• Added the “Reference Clock Switchover” section.

• Added the “PLL to PLL Cascading” section.

• Added new parameters for the following features: clock switchover,

PLL cascading, MIF streaming, and PLL settings, in Table 1.

• Added the following new ports: refclk1, extswitch, activeclk, clkbad,

cclk, adjpilin, and cascade_out, in Table 3 and Figure 3.

January 2011 1.1

• Added two new parameters in Table 1.

• Updated Figure 3: ALTERA PLL Ports.

July 2010 1.0 Initial release.

Document Revision History

UG-01087

2015.05.04

Altera Corporation

Altera Phase-Locked Loop (Altera PLL) IP Core User Guide

Send Feedback

1 2 ... 13 14 15 16 17 18

Pas de commentaire

Altera Phase-Locked Loop Manuel d'utilisateur Page 18