Altera Embedded Systems Development Kit, Cyclone III Edit Manuel d'utilisateur Page 43

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 82
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 42
6–5 Development Board Version 1.0. Altera Corporation
Altera Embedded Systems Development Kit, Cyclone III Edition July 2010
About the Nios II 3C120 Microprocessor System with LCD Controller
Figure 6–2. Nios II 3C120 Microprocessor with LCD Controller
Following is a summary of the processor system:
CPU Platform
The CPU platform consists of
Nios II/f cpu core
JTAG Debug Port
32KB Instruction Cache
32KB Data Cache
Memory Interfaces
DDR2 SDRAM Controller
Run time program and data memory
CFI Flash Controller
Stores FPGA configuration data
Vue de la page 42
1 2 ... 38 39 40 41 42 43 44 45 46 47 48 ... 81 82

Commentaires sur ces manuels

Pas de commentaire