Altera DSP Development Kit, Stratix V Edition Manuel d'utilisateur Page 20

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 74
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 19
2–12 Chapter 2: Board Components
Configuration, Status, and Setup Elements
DSP Development Kit, Stratix V Edition July 2012 Altera Corporation
Reference Manual
Table 26 lists the MAX V CPLD System Controller component reference and
manufacturing information.
Configuration, Status, and Setup Elements
This section describes the board's configuration, status, and setup elements.
Configuration
This section describes the FPGA, flash memory, and MAX V CPLD System Controller
device programming methods that the DSP Development Kit, Stratix V Edition
supports.
The development board supports three configuration methods:
On-Board USB-Blaster II is the default method for configuring the FPGA at any
time using the Quartus II Programmer in JTAG mode with the supplied
micro-USB cable.
Flash memory download for configuring the FPGA using stored images from the
flash memory on either power-up or pressing the program load push button (S2).
External USB-Blaster for configuring the FPGA using the external USB-Blaster.
FPGA Programming over On-Board USB-Blaster II
The on-board USB-Blaster II is implemented using a micro-USB type-B connector (J7),
a USB 2.0 PHY device, and an Altera MAX II CPLD EPM570GM100 (U14). This allows
the configuration of the FPGA using a USB cable which connects directly between the
USB port on the board (J7) and a USB port on a PC running the Quartus II software.
The on-board USB-Blaster II normally masters the JTAG chain.
f For more information about the on-board USB-Blaster II, refer to the on-board
USB-Blaster II page of the Altera Wiki website.
SI571_EN
D4 2.5-V Si571 programmable VCXO enable
TSENSE_ALERTn
B5 2.5-V Temperature monitor alert
Table 2–5. MAX V CPLD System Controller Device Pin-Out (Part 6 of 6)
Schematic Signal Name
MAX V CPLD
Pin Number
Stratix V GS
Pin Number
I/O
Standard
Description
Table 2–6. MAX V CPLD EPM2210 System Controller Component Reference and Manufacturing Information
Board Reference Description Manufacturer
Manufacturing
Part Number
Manufacturer
Website
U4
MAX V CPLD 2210 LE
256FBGA LF 1.8V VCCINT
Altera
Corporation 5M2210ZF256C4N www.altera.com
Vue de la page 19
1 2 ... 15 16 17 18 19 20 21 22 23 24 25 ... 73 74

Commentaires sur ces manuels

Pas de commentaire